ASIC DESIGN FLOW -simple and step by step procedure

ASIC Design Flow | RTL to GDS | Chip Design Flow

Open Source Analog ASIC design: Entire Process

Introduction - Digital IC Design

Digital IC Design - Prof. Janakiraman

Mastering IC Design: A Step-by-Step Guide

(Sponsored) FPGA Design Tutorial (Verilog, Simulation, Implementation) - Phil's Lab #109

Verilog for Beginners: build basic logic gates on FPGA (with testbench simulation)

(Sponsored) FPGA & SoC Hardware Design - Xilinx Zynq - Schematic Overview - Phil's Lab #50